Das erste richtige Bild mit circuittikz
This commit is contained in:
12
Nand2tetris_prj/001_Not.vhdl
Normal file
12
Nand2tetris_prj/001_Not.vhdl
Normal file
@@ -0,0 +1,12 @@
|
||||
library ieee;
|
||||
use ieee.std_logic_1164.all;
|
||||
|
||||
entity notGate is
|
||||
port (a, b : in std_logic;
|
||||
out : out std_logic);
|
||||
end notGate;
|
||||
|
||||
architecture hardware of notGate is
|
||||
begin
|
||||
out <= a nand a;
|
||||
end hardware;
|
||||
Reference in New Issue
Block a user