Sven/nand2tetris
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

CPU bearbeitet

Browse Source
This commit is contained in:
Sven Riwoldt
2023-07-30 10:38:04 +02:00
parent b34cc2a016
commit 1cb42461db
1 changed files with 21 additions and 3 deletions
Download Patch File Download Diff File Expand all files Collapse all files

24
projects/05/CPU.hdl
View File

@@ -41,7 +41,25 @@ CHIP CPU {
PARTS: PARTS:
// Put your code here: // Put your code here:
// 1. A/C-Instruction
Not(in=instruction[15],out=inst) //Controlbus
Mux(a=outM,) // A/C-Instruction and Controlbus
Not(in=instruction[15],out=on);
OR(a=on,b=instruction[5],out=);
AND(a=instruction[15],b=instruction[12],out=);
AND(a=instruction[15],b=instruction[4],out=);
AND(a=instruction[15],b=instruction[3],out=);
AND(a=instruction[15],b=instruction[0],out=);
AND(a=instruction[15],b=instruction[1],out=);
AND(a=instruction[15],b=instruction[2],out=);
Not(in=zr,out=notzr);
Not(in=ng,out=notng);
AND(a=notzr,b=notng,out=);
AND(a=,b=,out=);
AND(a=,b=,out=);
AND(a=,b=,out=);
OR(a=,b=,out=);
OR(a=,b=,out=);
Mux16(a=outM,b=instruction,sel=on,out=)
} }